Abstract: This paper introduces the design of a l.8 V low dropout voltage regulator (LDO) and a foldback current limit circuit which limits the output current to 3 mA when load over-current occurs. The LDO was implemented in a 0.18 µm CMOS technology. The measured result reveals that the LDO s power supply rejection (PSR) is about −58 dB and -54 dB at 20 Hz and 1 kHz respectively, the response time is 4 µs and the quiescent current is 20 µA. The designed LDO regulator can work with a supply voltage down to 2.0 V with a drop-out voltage of 200 mV at a maximum load current of 240 mA.
Introduction
Current limit circuits are extensively used in LDO circuits. They can protect LDO when load currents exceed safe values. The current limit embedded on an LDO must limit the output current to a small value when load over-current occurs. A classical current limit circuit ( Fig. 1) can constrain the load current to a safe value but not a very small one by using a one stage current mirror to copy the load current in a certain ratio. The current limit circuit consumes a great deal of power when load over-current occurs. To solve this problem a foldback current limit circuit is proposed in this paper. It constrains the load current using two stage current mirrors. One can limit the load current to a fixed value, and simultaneously, output voltage decreases. The other can constrain the output current to a very small value.
Linear regulators are based on a feedback topology which requires frequency compensation to achieve closedloop stability. It is difficult to maintain LDO stability because of the wider output current range, which causes the pole located at the LDO output to vary. To solve the issue, VCCS frequency compensation was proposed in Ref. [1] and current source amplifier frequency compensation was proposed in Ref. [2] . This paper uses off-chip capacitor ESR frequency compensation to overcome the stability problem. Figure 1 shows a classical current limit protecting circuit [5] . M2 and PW are made up of a current mirror. When I load reaches the protecting current, V EB + R 1 I 1 > V ref2 , M1 opens. I 1 is the current passing through the M2 transistor. The value of (W/L) PW is very large (8880 in this paper); when I load is 260 mA and V in is 2.4 V, the PW transistor is still in the saturation region. When not considering channel length modulation, the maximum load current is
Current limit circuit analysis
In fact, when I load reaches the protecting current, I load continues to increase; the increasing coefficient depends on the classical current limit circuit. This is because
where λ is the channel length modulation coefficient. V D2 is the drain voltage of M2. When load over-current occurs,V D2 equals V ref2 . According to Eq. (2), we can get:
where I 1 = (V ref2 − V EB )/R 1 . R load is the load resistor. Figure  3 shows the simulation result when K = 96, V in = 3 V, V ref2 = 1.2 V. According to the above analysis, a classical current limit circuit can limit the output current to a specific range, but the large output current consumes a great deal of power when current limiting occurs. To solve the problem, a foldback current limit was proposed in Ref. [5] . The proposed current limit topology in this paper is shown in Fig. 2 . The current limit topology includes two current mirrors to copy the output current. The first current mirror is made up of PM6 and PW. PM9 and PM7 can mitigate the influence of a channel length modulation on PM6. The second current mirror is made up of PM10 and PW. When load over-current occurs, the first current mirror limits the output current to
where
. Simultaneously, the output voltage decreases [5] , then M6 opens. The following equation (5) is given according to the second current mirror.
. According to Eqs. (5) and (6), the following equation (7) is solved.
When current limiting occurs (R 4 /K 2 R), the output current is very small, usually several millamperes. The output current simulation results are shown in Fig. 3 with no current limit, and classical and foldback current limits in the LDO circuit.
Stability of the proposed LDO and thermal protecting
The small signal equivalent circuit of the LDO core is shown in Fig. 4 . Because (W/L) pw is very large, C pgs and C pgd substantially influence LDO stability. In this paper, LDO stability is achieved by the off-chip capacitor's equivalent series resistance (ESR) frequency compensation which provides an ESR zero ( ESR ) for the openloop transfer function and contributes pole-zero cancellation to ensure closed-loop stability. The two main poles in Fig. 4 are P1 and P2 , where P1 is at the gate of the PW transistor.
P2 lies in the drain of the PW transistor [1] .
So the open-loop gain transfer function of the proposed LDO 085007-2 voltage regulator is given as follows.
A 0 is the DC open loop gain of the error amplifier, PW transistor, and feedback resistors [1] .
g mPW is the transconductance of the PW transistor. R out is the output impedance of the error amplifier. R p is the parasitic resistor of the PW transistor [1] . The stability simulation results are given as follows. The full open loop gain is shown in Fig. 5 and the full open loop phase is shown in Fig. 6 .
When the chip temperature exceeds a certain value T 1 , the PW transistor should be closed (thermal protecting circuit undertakes this role), otherwise the chip would be damaged and work abnormally. A new thermal protecting circuit was proposed in Ref. [6] . A thermal protecting circuit is proposed (Fig. 2) in this paper. When the temperature reaches the protecting temperature T 1 , I 3 increases to I 1 .
When temperature returns to T 2 , LDO starts to work normally again.
I EBS1 , I EBS2 are the emitter base reverse saturation currents at temperatures T 1 and T 2 respectively. 
Measured results
The LDO regulator was measured when R 0 = 40 kΩ, R 1 = 80 kΩ, V ref1 = 1.2 V, C 1 = 1 µF, ESR = 150 mΩ, R load ranged from 1 Ω to 2 kΩ, the DC input voltage ranged from 2.0 V to 3.5 V and the DC output voltage was 1.8 V. Figure 7 shows a micrograph of the proposed LDO. Figure 8 shows the test circuits. Part I tests the transient response time. Part II measures the load regulation. Part III supplies a voltage to current limit circuit V ref2 .
Current limit
The current limit circuit is measured when the load resistor ranges from 1 Ω to 15 Ω. Figure 9 shows the measured result when V in = 3 V.
Thermal protecting
In order to protect the LDO working at a suitable temperature, a thermal protecting circuit is necessary. Figures 10  and 11 show the measured results when V in = 2.3 V and I load = 085007-3 • C.
PSR performance
The frequency of voltage source noise is mainly between 10 Hz and 100 kHz. LDO should have high PSR in the frequency. PSR is important, especially in some RF circuits, such as VCO, LNA, and Mixer. According to Fig. 4 , Equation (15) is solved. PSR = 20 lg
A 0 .
Load regulation
Load regulation characteristics are not symmetrical for increase and decrease in load current [1] . When I load decreases, feedback resistors R 6 , R 7 , and the error amplifier generate a lower voltage to control the PW transistor gate. When I load increases, the feedback loop generates a high voltage to the PW transistor gate. So the output voltage is stable. Equation (17) gives the relationship between V out and R load . 
Voltage regulation
The LDO can regulate the dc output voltage, and is not influenced by input voltage. When the input voltage increases, the output voltage increases instantaneously, and the PW transistor gate voltage increases accordingly. Finally the output voltage remains stable. Voltage regulation of the regulator is determined by the loop dc gain [1] .
Conclusion
This paper presents a foldback current limit circuit which limits output current to a small level when the output current exceeds the protecting current and also presents a thermal protecting circuit design. The measured result is shown in Table 1. Current limit and thermal protecting do not influence the load regulation, voltage regulation, transient response, and PSR performance. It is also proved that they do not consume much power.
